Introduction to Synchronous Sequential Circuits

Sequential Circuits and Finite-state Machines

Sequential circuit: its outputs a function of external inputs as well as stored information

Finite-state machine (FSM): abstract model to describe the synchronous sequential machine and its spatial counterpart, the iterative network

Serial binary adder example: block diagram, addition process, state table and state diagram

<table>
<thead>
<tr>
<th>PS</th>
<th>( x_1, x_2 )</th>
<th>( N, S, z )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A )</td>
<td>00</td>
<td>00</td>
</tr>
<tr>
<td>( B )</td>
<td>01</td>
<td>01</td>
</tr>
</tbody>
</table>

\[ \begin{align*}
X_1 &= 01100 \\
X_2 &= 01110 \\
Z &= 11010
\end{align*} \]
State Assignment

Device with two states capable of storing information: delay element with input $Y$ and output $y$

- Two states: $y = 0$ and $y = 1$
- Since the present input value $Y$ of the delay element is equal to its next output value: the input value is referred to as the next state of the delay
  \[-Y(t) = y(t+1)\]

Example: assign state $y = 0$ to state $A$ of the adder and $y = 1$ to $B$

- The value of $y$ at $t$, corresponds to the value of the carry generated at $t-1$
- Process of assigning the states of a physical device to the states of the serial adder: called state assignment
- Output value $y$: referred to as the state variable
- Transition/output table for the serial adder:

$$
\begin{array}{c|c|c|c|c|c|c|c|c|c}
\hline
y & x_1 & x_2 & \text{Next state } Y & x_1 & x_2 & \text{Output } z \\
\hline
0 & 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 1 \\
1 & 0 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 1 \\
\hline
\end{array}
$$

Full \[\text{adder}\]

$$
Y = x_1x_2 + x_1y + x_2y \\
z = x_1 \oplus x_2 \oplus y
$$

FSM: Definitions

FSMs: whose past histories can affect their future behavior in only a finite number of ways

- Serial adder: its response to the signals at time $t$ is only a function of these signals and the value of the carry at $t-1$
  - Thus, its input histories can be grouped into just two classes: those resulting in a 1 carry and those resulting in a 0 carry at $t$
- Thus, every finite-state machine contains a finite number of memory devices: which store the information regarding the past input history
**Synchronous Sequential Machines**

Input variables: \( \{x_1, x_2, \ldots, x_l\} \)

Input configuration, symbol, pattern or vector: ordered \( l \)-tuple of 0’s and 1’s

Input alphabet: set of \( p = 2^l \) distinct input patterns

- Thus, input alphabet \( I = \{I_1, I_2, \ldots, I_p\} \)
- Example: for two variables \( x_1 \) and \( x_2 \)
  - \( I = \{00, 01, 10, 11\} \)

Output variables: \( \{z_1, z_2, \ldots, z_m\} \)

Output configuration, symbol, pattern or vector: ordered \( m \)-tuple of 0’s and 1’s

Output alphabet: set of \( q = 2^m \) distinct output patterns

- Thus, output alphabet \( O = \{O_1, O_2, \ldots, O_q\} \)

**Synchronous Sequential Machines (Contd.)**

Set of state variables: \( \{y_1, y_2, \ldots, y_k\} \)

Present state: combination of values at the outputs of \( k \) memory elements

Set \( S \) of \( n = 2^k \) \( k \)-tuples: entire set of states \( S = \{S_1, S_2, \ldots, S_n\} \)

Next state: values of \( Y \)'s

Synchronization achieved by means of clock pulses feeding the memory devices

Initial state: state of the machine before the application of an input sequence to it

Final state: state of the machine after the application of the input sequence
Memory Elements and Their Excitation Functions

To generate the $Y$s: memory devices must be supplied with appropriate input values

- Excitation functions: switching functions that describe the impact of $x_i$'s and $y_j$'s on the memory-element input
- Excitation table: its entries are the values of the memory-element inputs

Most widely used memory elements: flip-flops, which are made of latches

- Latch: remains in one state indefinitely until an input signals directs it to do otherwise

Set-reset of $SR$ latch:

![Set-reset of SR latch](a) Block diagram.

![Set-reset of SR latch](b) NOR latch.

![Set-reset of SR latch](c) NAND latch.

**SR Latch (Contd.)**

Excitation characteristics and requirements:

<table>
<thead>
<tr>
<th>$y(t)$</th>
<th>$S(t)$</th>
<th>$R(t)$</th>
<th>$y(t+1)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>?</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>?</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

\[
RS = 0 \\
y(t+1) = R'_y(t) + S
\]

Clocked $SR$ latch: all state changes synchronized to clock pulses

- Restrictions placed on the length and frequency of clock pulses: so that the circuit changes state no more than once for each clock pulse

![Clocked SR latch](a) Block diagram.

![Clocked SR latch](b) Logic diagram.
Trigger or $T$ Latch

Value 1 applied to its input triggers the latch to change state

![Block diagram]

(9) Block diagram.

(10) Deriving the $T$ latch from the clocked SR latch.

Excitations requirements:

<table>
<thead>
<tr>
<th>Circuit change From:</th>
<th>To:</th>
<th>Required value $T$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0 1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1 0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1 1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ y(t+1) = Ty(t) + T'y(t) = T \oplus y(t) \]

The $JK$ Latch

Unlike the $SR$ latch, $J = K = 1$ is permitted: when it occurs, the latch acts like a trigger and switches to the complement state

![Block diagram]

(9) Block diagram.

(10) Constructing the $JK$ latch from the clocked SR latch.

Excitation requirements:

<table>
<thead>
<tr>
<th>Circuit change From:</th>
<th>To:</th>
<th>Required value $J$</th>
<th>$K$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0</td>
<td>0</td>
<td>0</td>
<td>–</td>
</tr>
<tr>
<td>0 1</td>
<td>1</td>
<td>1</td>
<td>–</td>
</tr>
<tr>
<td>1 0</td>
<td>–</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1 1</td>
<td>–</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
The $D$ Latch

The next state of the $D$ latch is equal to its present excitation:

$$y(t+1) = D(t)$$

Clock Timing

Clocked latch: changes state only in synchronization with the clock pulse and no more than once during each occurrence of the clock pulse.

Duration of clock pulse: determined by circuit delays and signal propagation time through the latches

- Must be long enough to allow latch to change state, and
- Short enough so that the latch will not change state twice due to the same excitation

Excitation of a $JK$ latch within a sequential circuit:

- Length of the clock pulse must allow the latch to generate the $y$'s
- But should not be present when the values of the $y$'s have propagated through the combinational circuit
Master-slave Flip-flop

Master-slave flip-flop: a type of synchronous memory element that eliminates the timing problems by isolating its inputs from its outputs.

Master-slave SR flip-flop:

![Master-slave SR flip-flop diagram]

Master-slave JK flip-flop: since master-slave SR flip-flop suffers from the problem that both its inputs cannot be 1, it can be converted to a JK flip-flop.

![Master-slave JK flip-flop diagram]

Master-slave JK Flip-flop with Additional Inputs

Direct set and clear inputs: override regular input signals and clock

- To set the slave output to 0: make set = 1 and clear = 0
- To set the slave output to 1: make set = 0 and clear = 1
- Assigning 0 to both set and clear: not allowed
- Assigning 1 to both set and clear: normal operation
- Useful in design of counters and shift registers

![Master-slave JK flip-flop with additional inputs diagram]
1’s Catching and 0’s Catching

SR and JK flip-flops suffer from 1’s catching and 0’s catching

Master latch is transparent when the clock is high
- When the output of the slave latch is at 0 and the J input has a static-0 hazard (a transient glitch to 1) after the clock has gone high: then the master latch catches this set condition
  - It then passes the 1 to the slave latch when the clock goes low
- Similarly, when the output of the slave latch is at 1 and the K input has a static-0 hazard after the clock has gone high: then the master latch catches this reset condition
  - It then passes the 0 to the slave latch when the clock goes low

D flip-flop

Master-slave D flip-flop avoids the above problem: even when a static hazard occurs at the D input when the clock is high, the output of the master latch reverts to its old value when the glitch goes away
**Edge-triggered Flip-flop**

Positive (negative) edge-triggered $D$ flip-flop: stores the value at the $D$ input when the clock makes a $0 \rightarrow 1$ ($1 \rightarrow 0$) transition

- Any change at the $D$ input after the clock has made a transition does not have any effect on the value stored in the flip-flop

A negative edge-triggered $D$ flip-flop:

- When the clock is high, the output of the bottommost (topmost) NOR gate is at $D'$ ($D$), whereas the $S$-$R$ inputs of the output latch are at 0, causing it to hold previous value
- When the clock goes low, the value from the bottommost (topmost) NOR gate gets transferred as $D$ ($D'$) to the $S$ ($R$) input of the output latch
  - Thus, output latch stores the value of $D$
- If there is a change in the value of the $D$ input after the clock has made its transition, the bottommost NOR gate attains value 0
  - However, this cannot change the $S$-$R$ inputs of the output latch

**Synthesis of Synchronous Sequential Circuits**

Main steps:
1. From a word description of the problem, form a state diagram or table
2. Check the table to determine if it contains any redundant states
   - If so, remove them (Chapter 10)
3. Select a state assignment and determine the type of memory elements
4. Derive transition and output tables
5. Derive an excitation table and obtain excitation and output functions from their respective tables
6. Draw a circuit diagram
Sequence Detector

One-input/one-output sequence detector: produces output value 1 every time sequence 0101 is detected, else 0

- Example: 010101 -> 000101

State diagram and state table:

Transition and output tables:

<table>
<thead>
<tr>
<th>Transition</th>
<th>$y_1y_2$</th>
<th>$Y_1Y_2$</th>
<th>$z$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x = 0$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$x = 1$</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>$A \rightarrow 00$</td>
<td>01</td>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>$B \rightarrow 01$</td>
<td>01</td>
<td>11</td>
<td>0</td>
</tr>
<tr>
<td>$C \rightarrow 11$</td>
<td>10</td>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>$D \rightarrow 10$</td>
<td>01</td>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PS</th>
<th>$x = 0$</th>
<th>$x = 1$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$A$</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$B$</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$C$</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>$D$</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

Sequence Detector (Contd.)

Excitation and output maps:

$z = xy_1y_2'$

$y_1 = x'y_1y_2 + xy_1'y_2 + xy_1y_2'$

$y_2 = y_1y_2' + x'y_1' + y_1'y_2$

Logic diagram:
Another state assignment:

<table>
<thead>
<tr>
<th>$y_1y_2$</th>
<th>$Y_1Y_2$</th>
<th>$z$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x = 0$</td>
<td>$x = 1$</td>
<td>$x = 0$</td>
</tr>
<tr>
<td>$A \rightarrow 00$</td>
<td>01</td>
<td>00</td>
</tr>
<tr>
<td>$B \rightarrow 01$</td>
<td>01</td>
<td>10</td>
</tr>
<tr>
<td>$C \rightarrow 10$</td>
<td>11</td>
<td>00</td>
</tr>
<tr>
<td>$D \rightarrow 11$</td>
<td>01</td>
<td>10</td>
</tr>
</tbody>
</table>

$z = xy_1y_2$

$Y_1 = x'y_1y_2' + xy_2$

$Y_2 = x'$

---

Binary Counter

One-input/one-output modulo-8 binary counter: produces output value 1 for every eighth input 1 value

State diagram and state table:

<table>
<thead>
<tr>
<th>PS</th>
<th>$NS$</th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$x = 0$</td>
<td>$x = 1$</td>
</tr>
<tr>
<td>$S_0$</td>
<td>$S_0$</td>
<td>$S_1$</td>
</tr>
<tr>
<td>$S_1$</td>
<td>$S_1$</td>
<td>$S_2$</td>
</tr>
<tr>
<td>$S_2$</td>
<td>$S_2$</td>
<td>$S_3$</td>
</tr>
<tr>
<td>$S_3$</td>
<td>$S_3$</td>
<td>$S_4$</td>
</tr>
<tr>
<td>$S_4$</td>
<td>$S_4$</td>
<td>$S_5$</td>
</tr>
<tr>
<td>$S_5$</td>
<td>$S_5$</td>
<td>$S_6$</td>
</tr>
<tr>
<td>$S_6$</td>
<td>$S_6$</td>
<td>$S_7$</td>
</tr>
<tr>
<td>$S_7$</td>
<td>$S_7$</td>
<td>$S_0$</td>
</tr>
</tbody>
</table>
Binary Counter (Contd.)

Transition and output tables:

<table>
<thead>
<tr>
<th></th>
<th>$PS_{T}$</th>
<th>$NS_{T}$</th>
<th>$z$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$x = 0$</td>
<td>$x = 1$</td>
<td>$x = 0$</td>
</tr>
<tr>
<td>000</td>
<td>000</td>
<td>001</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>001</td>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>010</td>
<td>011</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>011</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>100</td>
<td>101</td>
<td>0</td>
</tr>
<tr>
<td>101</td>
<td>101</td>
<td>110</td>
<td>0</td>
</tr>
<tr>
<td>110</td>
<td>110</td>
<td>111</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>111</td>
<td>000</td>
<td>0</td>
</tr>
</tbody>
</table>

Excitation table for $T$

<table>
<thead>
<tr>
<th>$y_{3}y_{2}y_{1}$</th>
<th>$T_{3}T_{2}T_{1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x = 0$</td>
<td>$x = 1$</td>
</tr>
<tr>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>001</td>
<td>000</td>
</tr>
<tr>
<td>010</td>
<td>000</td>
</tr>
<tr>
<td>011</td>
<td>000</td>
</tr>
<tr>
<td>100</td>
<td>000</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
</tr>
<tr>
<td>110</td>
<td>000</td>
</tr>
<tr>
<td>111</td>
<td>000</td>
</tr>
</tbody>
</table>

Implementing the Counter with SR Flip-flops

Transition and output tables:

<table>
<thead>
<tr>
<th></th>
<th>$PS_{SR}$</th>
<th>$NS_{SR}$</th>
<th>$z$</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$x = 0$</td>
<td>$x = 1$</td>
<td>$x = 0$</td>
</tr>
<tr>
<td>000</td>
<td>000</td>
<td>001</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>001</td>
<td>010</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>010</td>
<td>011</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>011</td>
<td>100</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>100</td>
<td>101</td>
<td>0</td>
</tr>
<tr>
<td>101</td>
<td>101</td>
<td>110</td>
<td>0</td>
</tr>
<tr>
<td>110</td>
<td>110</td>
<td>111</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>111</td>
<td>000</td>
<td>0</td>
</tr>
</tbody>
</table>

Excitation table for SR

<table>
<thead>
<tr>
<th>$y_{3}y_{2}y_{1}$</th>
<th>$S_{3}R_{3}$</th>
<th>$S_{2}R_{2}$</th>
<th>$S_{1}R_{1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$x = 0$</td>
<td>$x = 1$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000</td>
<td>0--</td>
<td>0--</td>
<td>0--</td>
</tr>
<tr>
<td>001</td>
<td>0--</td>
<td>0--</td>
<td>0--</td>
</tr>
<tr>
<td>010</td>
<td>0--</td>
<td>0--</td>
<td>0--</td>
</tr>
<tr>
<td>011</td>
<td>0--</td>
<td>0--</td>
<td>0--</td>
</tr>
<tr>
<td>100</td>
<td>000</td>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>101</td>
<td>000</td>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>110</td>
<td>000</td>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>111</td>
<td>000</td>
<td>000</td>
<td>000</td>
</tr>
</tbody>
</table>

• Trivially extensible to modulo-16 counter

$S_{1} = xy_{1}$
$R_{1} = xy_{1}$
$S_{2} = xy_{1}y_{2}$
$R_{2} = xy_{1}y_{2}$
$S_{3} = xy_{1}y_{2}y_{3}$
$R_{3} = z = xy_{1}y_{2}y_{3}$
Parity-bit Generator

Serial parity-bit generator: receives coded messages and adds a parity bit to every \( m \)-bit message
- Assume \( m = 3 \) and even parity

State diagram and state table:

<table>
<thead>
<tr>
<th>State</th>
<th>Transition</th>
<th>Next State</th>
<th>Input 1</th>
<th>Input 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>( \rightarrow ) 000</td>
<td>B</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>B</td>
<td>( \rightarrow ) 010</td>
<td>D</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>C</td>
<td>( \rightarrow ) 011</td>
<td>E</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>D</td>
<td>( \rightarrow ) 110</td>
<td>F</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>E</td>
<td>( \rightarrow ) 111</td>
<td>G</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>F</td>
<td>( \rightarrow ) 100</td>
<td>A</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>G</td>
<td>( \rightarrow ) 101</td>
<td>A</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

\[
\begin{align*}
J_1 &= y_2' \\
K_1 &= y_2 \\
J_2 &= y_1' \\
K_2 &= y_1 \\
J_3 &= xy_1' + xy_2 \\
K_3 &= x + y_2' \\
z &= y_2 y_3
\end{align*}
\]

Sequential Circuit as a Control Element

Control element: streamlines computation by providing appropriate control signals

Example: digital system that computes the value of \( (4a + b) \) modulo 16
- \( a, b \): four-bit binary number
- \( X \): register containing four flip-flops
- \( x \): number stored in \( X \)
- Register can be loaded with: either \( b \) or \( a + x \)
- Addition performed by: a four-bit parallel adder
- \( K \): modulo-4 binary counter, whose output \( L \) equals 1 whenever the count is 3 modulo 4
Sequential circuit $M$:
- Input $u$: initiates computation
- Input $L$: gives the count of $K$
- Outputs: $\alpha, \beta, \gamma, z$
- When $\alpha = 1$: contents of $b$ transferred to $X$
- When $\beta = 1$: values of $x$ and $a$ added and transferred back to $X$
- When $\gamma = 1$: count of $K$ increased by 1
- $z = 1$: whenever final result available in $X$

State diagram:

Sequential circuit $M$:
- $K, u, z$: initially at 0
- When $u = 1$: computation starts by setting $\alpha = 1$
  - Causes $b$ to be loaded into $X$
- To add $a$ to $x$: set $\beta = 1$ and $\gamma = 1$ to keep track of the number of times $a$ has been added to $x$
- After four such additions: $z = 1$ and the computation is complete
- At this point: $K = 0$ to be ready for the next computation

Example (Contd.)

Example (Contd.)
State assignment, transition table, maps and logic diagram:

\[ u = 0 \quad 00 \quad z = 1 \]

\[ u = 1 \quad 01 \quad 01 \]

\[ u = 0 \quad 10 \quad y_1 \]

\[ u = 1 \quad 00 \quad y_2 \]

\[ L = 0/\beta = 1 \quad \gamma = y_1y_2 \]

\[ L = 1/\beta = 1 \quad \gamma = y_1y_2 \]

\[ z = y_1y_2' \]

\[ Y_1 = y_2 \]

\[ Y_2 = y_1y_2 + uy_1' + L'y_2 \]

\[ \alpha = y_1y_2 \]

\[ \beta = \gamma = y_1y_2 \]

\[ z = y_1y_2' \]

\[ Y_1 = y_2 \]

\[ Y_2 = y_1y_2 + uy_1' + L'y_2 \]

(a) Transition table.

(b) Maps for \( Y_1 \) and \( Y_2 \).

(c) Logic diagram.